C
Principal Physical Design Engineer
Celero Communications, Inc. · San Jose, CA
The posting
Senior/Principal Physical Design Engineer Core Responsibilities RTL-to-GDSII Execution: Own physical implementation
The PivotHop read
- What a hardware engineer actually earnsmedian, seniority, by country
- Alternative careers for a hardware engineerevery measured route out
- Test Engineer → Hardware Engineer55% readiness
- Aerospace Engineer → Hardware Engineer52% readiness
- All open hardware engineer rolesthe full board
Where these skills also reach
- 215 open aerospace engineer roles64% readiness from hardware engineer
- 83 open robotics engineer roles55% readiness from hardware engineer
- 1866 open electrical engineer roles54% readiness from hardware engineer
- 226 open test engineer roles49% readiness from hardware engineer
More hardware engineer roles
- Senior Analog and RF Engineer at Direct employerYoqneam Illit, North, Israel1d agoUnlock
- Sr. FPGA /CPLD Engineer (Server & Storage-三重) at Direct employerSanchong1d agoUnlock
- Analog Layout Engineer at Direct employerBengaluru2d agoUnlock
- Physical Design Engineer at Direct employerBengaluru2d agoUnlock
- Digital Design Engineer at Direct employerBengaluru2d agoUnlock
Backfilled listing, refreshed with the nightly scrape; the employer has not claimed it yet. Are you the employer? Claim this listing and it can be featured to the candidates whose skills already reach it, first month free.
© 2026 PivotHopReal data, real career moves